Previous

1998 Subject Index
  1. Artificial Intelligence
  2. Compiler Techniques for High-Performance Computing
  3. Computer Architecture
  4. Computer Networks
  5. Distribution Programming
  6. Function Testing
  7. Graphs Theory
  1. Graphics
  2. Hardware Description Languages
  3. Neural Networks
  4. Parallel Processing
  5. Pattern Recognition
  6. VLSI Aid Design
  7. VLSI Computer Aids Design Engineering

    Artificial Intelligence
  1. A New Apprach to Verifying Conceptual Models
    Jonathan Lee and Lein F. Lai......Vol.14, No.2, pp.347-367

  2. A New Hybrid Learning Algorithm for Non-Linear Boundaries
    Ching-Hung Wang, Tzung-Pei Hong and Shian-Shyong Tseng......Vol.14, No.2, pp.305-325

  3. Automatically Adjusting Crossover Ratios of Multiple Crossover Operators
    Tzung-Pei Hong and Hong-Shung Wang......Vol.14, No.2, pp.369-390

  4. Primal-Dual Version Spaces for Acquisition of Disjunctive Concepts
    Tzung-Pei Hong and Shian-Shyong Tseng......Vol.14, No.2, pp.327-345

  5. Vague Reasoning and Knowledge Repressentation Using Extended Fuzzy Petri Nets
    Shyi-Ming Chen and Yuh-shih Shiau......Vol.14, No.2, pp.391-408

    Compiler Techniques for High-Performance Computing

  6. Algorithmic Concept Recognition Support for Automatic Parallelization: A Case Study on Loop Optimization and Parallelization
    Beniamino Di Martino......Vol.14, No.1, pp. 191-203

  7. An Interprocedural Framework for Determining Efficient Array Data Redistributeions
    S.K.S. Gupta and S. Drishnamurthy......Vol.14, No.1, pp.27-51

  8. Compiler Techniques for Minimizing Link Contention of Linear-Constant Communication on k-ary n-cubes
    Chien-Min Wang, Yomin Hou and Chiu-Yu Ku......Vol.14, No.1, pp.53-78

  9. Determining the Idle Time of a Tiling: New Results
    Frederic Desprez, Jack Dongarra, Fabrice Rastello and Yves Robert......Vol.14, No.1, pp. 167-190

  10. Efficient Run-Time Parallelization for DO Loops
    Chao-Tung Yang, Shian-Shyong Tseng, Ming-Huei Hsieh and Shih-Hung Kao......Vol.14, No.1, pp. 237-253

  11. Efficient Run-Time Scheduling for Parallelizing Partially Parallel Loops
    Tsung-Chuan Huang, Po-Hsueh Hsu and Tze-Nan Sheng......Vol.14, No.1, pp. 255-264

  12. Integrating Parallelizing Compilation Technology and Processor Architecture for Cost-Effective Concurrent multithreading
    Jenn-Yuan Tsai, Zhenzhen Jiang, Zhiyuan Li, David J. Lilja, Xin Wang, Pen-Chung Yew, Bixia Zheng and Stephen J. Schwinn......Vol.14, No.1, pp. 205-222

  13. KU-Loop Scheme: An Efficient Loop Unfolding Scheme for Multithreaded Computation
    Sanngho Ha and Heunghwan Kim......Vol.14, No.1, pp. 223-236

  14. Locality Optimization Algorithms for Compilation of Out-of-Core Codes
    M. Kandermir, A. Choudhary, J.Ramanujam and M. Kandaswamy......Vol.14, No.1, pp. 107-138

  15. On the Effectiveness of Compiler-Time Scheduling Approaches for Distributed Memory Multiprocessor
    Jing-Chiou Liou and Michael A. Palis......Vol.14, No.1, pp.7-26

  16. Reducing Register Pressure in Software Pipelining
    Fermin Sanchez and Jordi Cortadella......Vol.14, No.1, pp. 265-279

  17. Replication and Partitioning for Data Arrays in Distributed Memory Systems
    Sheng-De Wang and Wei-Der Jwo......Vol.14, No.1, pp. 281-298

  18. Simulated Evolution Based Parallel Code Generation for Programmable DSP Processors
    Yin-Tsung Hwang and Jer-Sho Hwang......Vol.14, No.1, pp. 139-165

  19. Supporting Efficieent Tree Structures for Distributed Scientific Computation
    Pangfeng Liu and Jan-Jan Wu......Vol.14, No.1, pp. 79-105

    Computer Architecture

  20. A Case Study: Synthesis and Exploration of Instruction Set Design for Application-Specific Symbolic Computing
    Ing-Jer Huang......Vol.14, No.4, pp.821-842

  21. Performance of Shared Caches on Multithreaded Architectures
    Yunn-Yen Chen, Jih-Kwon Peir and Chung-Ta King......Vol.14, No.2, pp.499-514

    Computer Networks

  22. Application of a Synthesis Algorithm to Flexible Manufacturing System
    Daniel Y. Chao......Vol.14, No.2, pp.409-447

    Distribution Programming

  23. Time-Constrained Distributed Program Reliability Analysis
    Deng-Jyi Chen, Ming-Sang Chang, Ming-Cheng Sheng and Maw-Sheng Horng......Vol.14, No.4, pp.891-911

    Function Testing

  24. A General Structure of Feedback Shift Registers for Built-In Self Test
    Kuen-Jong Lee, Wei-Lun Wang and Jhing-Fa Wang......Vol.14, No.3, pp.645-667

    Graph Theory

  25. Optimal Algorithms for Interval Graphs
    Yue-Li Wang, Kuo-Ching Chiang and Ming-Shing Yu......Vol.14, No.2, pp.449-459

    Graphics

  26. One and Two-Parameter Blending for Parametric Surfaces
    Jung-Hong Chuang and Feng-Liang Lieh......Vol.14, No.2, pp.461-477

    Hardware Description Languages

  27. A Logical Fault Model for Library Coherence Checking
    Shing-Wu Tung and Jing-Yang Jou......Vol.14, No.3, pp.567-586

  28. A Unified Approach to Object-Oriented VHDL
    Martin Radetzki, Wolfram Putzke-Roming and Wolfgang Nebel......Vol.14, No.3, pp.523-545

  29. Control / Data-Flow Analysis for VHDL Semantic Extraction
    Yee-Wing Hsieh and Steven P. Levitan......Vol.14, No.3, pp.547-565

  30. Embedded System Design Using Soft-Core Processor and Valen-C
    Hiroto Yasuura, Hiroyuki Tomiyama, Akihiko Inoue and Eko Fajar N.......Vol.14, No.3, pp.587-603

  31. Entity Overloading for Mixed-Signal Abstraction in VHDL
    C.-J. Richard Shi......Vol.14, No.3, pp.633-644

  32. Rapid Prototyping of Hardware / Software Codesign for Embedded Signal Processing
    Yin-Tsung Hwang, Yuan-Hung Wang and Jer-Sho Hwang......Vol.14, No.3, pp.605-632

    Neural Networks

  33. Forecasting and Analysis of Marketing Data Using Neural Networks
    Jingtao Yao, Nicholas, Hean-Lee Poh and Chew Lim Tan......Vol.14, No.4, pp.843-862

    Parallel Processing

  34. A New Relaxed Memory Consistency Model for Shared-Memory Multiprocessors with Parallel-Multithreaded Processing Elements
    Chao-Chin Wu and Cheng Chen......Vol.14, No.4, pp.785-808

  35. Compiling Array References with Affine Functions for Data-Parallel Programs
    Wen-Hsing Wei, Kuei-Ping Shih and Jang-Ping Sheu......Vol.14, No.4, pp.695-723

  36. Design and Implementation of Cohesion
    Ce-Kuen Shieh, Jyh-Chang Ueng and An-Chow Lai......Vol.14, No.4, pp.725-741

  37. Fault-Tolerant Routing Algorithm for Meshes without Using Virtual Channels
    Kuo-Hsuan Chen and Ge-Ming Chiu......Vol.14, No.4, pp.765-783

  38. Finding Space-Optimal Linear Array for Uniform Dependence Algorithms with Arbitrary Convex Index Sets
    Jenn-Yang Ke and Jong-Chuang Tsay......Vol.14, No.4, pp.743-763

  39. Multi-Node Broadcasting in Hypercubes and Star Graphs
    Yu-Chee Tseng......Vol.14, No.4, pp.809-820

    Pattern Recognition

  40. Ring Data for Invariant Recognition of Handwwritten Chinese Characters
    Din-Chang Tseng, Hung-Pin Chiu and Jen-Chieh Cheng......Vol.14, No.2, pp.479-497

    VLSI Aid Design

  41. A Two-Phase Fault Simulation Scheme for Sequential Circuits
    Wen-Ching Wu, Chung Len Lee and Jwu E Chen......Vol.14, No.3, pp.669-686

    VLSI Computer Aids Design Engineering

  42. Concurrent Error Detection, Diagnosis, and Fault Tolerance for Switched-Capacitor Filters
    Kuen-Jong Lee and Cheng-Hsuing Kuo......Vol.14, No.4, pp.863-890