Yin-Tsung Hwang, Yuan-Hung Wang and Jer-Sho Hwang
Department of Electronic Engineering
National Yunlin University of Science & Technology
Touliu, Yunlin 640, Taiwan, R.O.C.
In this paper, we propose a target board architecture suitable for embedded signal processing applications based on hardware software codesign. The target board, which serves as a system attached to a host PC via a PCI bus interface, contains a TMS320C30 DSP processor and up to four Xilinx XC5204 FPGAs. The software and hardware sections of the codesign can be easily implemented using C and VHDL programming in the C30 processor and FPGAs, respectively. Based on the proposed target board architecture, the interface circuitry and the communication protocols between the hardware (FPGAs) and software (C30) sections are first derived. The interface circuitry is described in VHDL code and will be added to the FPGA design for high level synthesis. Five types of HW/SW communications are supported. A HW/SW codesign flow is also exploited, and a partitioning verification procedure is developed. To illustrate the merits of the proposed system, a HW/SW codesign implementation example based on the G.728 LD-CELP decoder for speech compression is described.
Keywords: hardware/software codesign, communication interface, embedded system, hardware/software partitioning, hardware description language, target board, rapid prototyping, field programmable gate array
Retrieve Word file (199809_05.doc : 1,517,568 bytes)
Received October 31, 1997; revised March 18, 1998.
Communicated by Jin-Yang Jou.