Previous 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

@

Journal of Information Science and Engineering, Vol. 24 No. 3, pp. 841-857 (May 2008)

A Two-level Simultaneous Test Data and Time Reduction Technique for SOC*

Yu-Te Liaw, Bing-Chuan Bai and James C. M. Li
Department of Electrical Engineering
National Taiwan University
Taipei, 106 Taiwan
E-mail: cmli@cc.ee.ntu.edu.tw

A two-level test data compression technique is presented to reduce both the test data and the test time for System on a Chip (SOC). The level one compression is achieved by Huffman coding for the entire SOC. The level two compression is achieved by broadcasting test patterns to multiple cores simultaneously. Experiments on the d695 benchmark SOC show that the test data and test time are reduced by 64% and 35%, respectively. This technique requires no change of cores and hence provides a feasible SOC test compaction solution for the SOC integrators.

Keywords: test compression, SOC testing, test time reduction, design for testability, computer-aided design, IEEE 1500

Full Text () Retrieve PDF document (200805_11.pdf)

Received June 27, 2006; revised October 2, 2006 & February 7 & May 21, 2007; accepted June 26, 2007.
Communicated by Liang-Gee Chen.
*This research was partly supported by the National Science Council of Taiwan, R.O.C. under contract No. NSC 92-2220-E-002-006 and by the Ministry of Economy under the contract No. MOE 94-EC-17-A-01-S1- 031.