Previous 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

@

Journal of Information Science and Engineering, Vol. 24 No. 3, pp. 859-872 (May 2008)

A Low Complexity Fingerprint Verification Algorithm with Reduced Hardware Resources*

Jia-Hong Dai and Ching-Han Chen+
Department of Electrical Engineering
I-Shou University
Kaohsiung, 840 Taiwan
+Department of Computer Science and Information Engineering
National Central University
Taoyuan, 320 Taiwan

A low complexity fingerprint verification scheme with ultra-compact hardware resources requirement is presented in the paper. Firstly, the fingerprint image is captured and performed noise canceling by a binary low-pass filter. Secondly, the displacement of the fingerprint pattern is estimated by means of directional image matching, and then circular profile features of the fingerprint are extracted for verification matching. Finally, the proposed method is implemented in an 8-bits microcontroller run at 25MHz, equipped only with 12 Kbytes program code memory and 35 Kbytes data memory. It is very favorable for prototyping the low-cost fingerprint verification SoC (System-On- Chip).

Keywords: biometrics, fingerprint, verification, embedded system, SoC, 8051

Full Text () Retrieve PDF document (200805_12.pdf)

Received October 3, 2006; revised February 7 & April 20, 2007; accepted June 27, 2007.
Communicated by Pau-Choo Chung.
*The earlier version of this paper was presented at IEEE International Symposium on Consumer Electronics (ISCE), Macau, June 14-16, 2005.