## Class 6 VHDL Introduction

路

## Fent

## VHDL ENTITY and ARCHITECTURE



## AOI

- Solve $Y=A B+\overline{A C}+D$


ARCHITECTURE cct OF logic_circuit IS BEGIN assign
$\mathrm{y}<=$ not $((\mathrm{a}$ and b$)$ or $(($ not a$)$ and (not c$))$ or d$)$; END ccti:

## Modes and Types

- Modes:

BUFFER is the same as OUT, but allows to be fed back to the CPLD logic to be reused by another function.

- IN, OUT, INOUT, BUFFER

-Types
-BIT:
- BIT, BIT_VECTOR
-STD_LOGIC:
- STD_LOGIC, STD_LOGIC_VECTOR
- INTEGER

Equal or larger than 0
Equal or larger than 1

- INTEGER, NATURAL, POSITIVE


## 4-Bit AND Array

$$
\begin{aligned}
& \mathrm{d}(3)<=\text { '0'; d(2) <= '1'; } \\
& \mathrm{d}(1)<=\text { '0'; d(0) <= '1'; }
\end{aligned}
$$

IN BIT_VECTOR (3 downto 0)
d <= "0101";
IN BIT_VECTOR (0 to 3)
d <= "1010";
-- 4-bit bitwise and function
$-\mathrm{y} 0=\mathrm{a} 0$ and $\mathrm{b0}$; $\mathrm{y} 1=\mathrm{a} 1$ and b1; etc.
ENTITY bitwise_and_4 IS PORT(
a0, a1, a2, a3: IN BIT; b0, b1, b2, b3: IN BIT; y0, y1, y2, y3 : OUT BIT);

Ports defined individually

END bitwise_and_4;
ARCHITECTURE and_gate OF bitwise_and_4 IS
-- 4-bit bitwise and function
-- y = a and b;
ENTITY bitwise_and_vec_4 IS PORT(
a, b: IN BIT_VECTOR(3 downto 0);
y: OUT BIT_VECTOR(3 downto 0));
END bitwise_and_vec_4;
ARCHITECTURE and_gate OF bitwise_and_vec_4 IS BEGIN
$\mathrm{y}<=\mathrm{a}$ and $\mathrm{b} ;\}$ Outputs assigned as a vector END and_gate;

BEGIN

a) $d$ ( 3 downto 0$)$

$d$| $d(0)$ | $d(1)$ | $d(2)$ | $d(3)$ |
| :--- | :--- | :--- | :--- |

b) $d(0$ to 3$)$

Copyright © All Kıghts Keserved by Yuan-Hao Chang

## WITH ... SELECT

| $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ | $Y$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

ENTITY select_example IS PORT(
d: IN BIT_VECTOR(3 downto 0); y: OUT BIT);
END select_example; Select y based on d
ARCHITECTURE Cct OF select_example IS BEGIN
WITH d SELECT $d(3) d(0)$
y <= '1' WHEN "0011",
'1' WHEN "0110",
'1' WHEN "1001",
'1' WHEN "1100",
' 0 ' WHEN others; ;-....... Default is
END cct; $\quad$ Value of $y$ required

## STD_LOGIC and STD_LOGIC_VECTOR

- STD_LOGIC is also called IEEE Std. 1164 MultiValued Logic
-To use STD_LOGIC, we must include the package:

LIBRARY ieee; USE ieee.std_logic_1164.ALL;

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY bitwise_and_std_4 IS
    PORT(
    a, b: IN STD_LOGIC_VECTOR(3 downto 0);
    y: OUT STD_LOGIC_VECTOR(3 downto 0));
END bitwise_and_std_4;
ARCHITECTURE and_gate OF bitwise_and_std_4 IS
BEGIN
    y <= a and b;
END and_gate; BEGIN
\(\mathrm{y}<=\mathrm{a}\) and b ;
END and_gate;
```



## Tristate

## LIBRARY ieee;

USE ieee.std_logic_1164.ALL;
ENTITY quad_tri IS
PORT(
a: IN STD_LOGIC_VECTOR(3 downto 0);
g: IN STD_LOGIC;
y: OUT STD_LOGIC_VECTOR(3 downto 0)); END quad_tri;

ARCHITECTURE quad_buff OF quad_tri IS BEGIN

## WITH g SELECT

$$
\begin{array}{ll}
\mathrm{y}<= \\
& \mathrm{a} \\
\text { "ZZZZ" } & \text { WHEN 'O', } \\
\text { WHEN others; }
\end{array}
$$

END quad_buff;

| Y1 | Y2 | Y3 | Y4 | $\bar{G}$ |
| :---: | :---: | :---: | :---: | :---: |
| A1 | A2 | A3 | A4 | 0 |
| 'Z' | 'Z' | 'Z' | 'Z' | 1 |



## INTEGER

LIBRARY ieee; USE ieee.std_logic_1164.ALL;

ENTITY truth_table IS PORT(
d: IN INTEGER RANGE 0 to 7; y: OUT STD_LOGIC);
END truth_table;

ARCHITECTURE a OF truth_table IS BEGIN
WITH d SELECT

| $y<=\quad 11$ | WHEN 1, |
| :---: | :---: |
| '1' | WHEN 5, - |
| '1' | WHEN 6, |
| ' | WHEN others; |

END a;

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

## ENTITY truth_table IS

 PORT( d: IN STD_LOGIC_VECTOR(2 downto 0); y: OUT STD_LOGIC);END truth_table;

ARCHITECTURE a OF truth_table IS
BEGIN
WITH d SELECT

$$
\begin{array}{lll}
\mathrm{y}<= & \text { '1' } & \text { WHEN "001", } \\
& \text { '1' } & \text { WHEN "101", } \\
& \text { '1' } & \text { WHEN "110", } \\
& \text { '0' } & \text { WHEN others; }
\end{array}
$$

| $D_{2}$ | $D_{1}$ | $D_{0}$ | $Y$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

## SIGNAL

- SIGNAL can bundle inputs or outputs into a single group.

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY signal_ex IS
    PORT(
    a,b,c: IN STD_LOGIC;
    w, x, y, z :OUT STD_LOGIC);
END signal_ex;
```

```
USE ieee.std_logic_1164.ALL;
ENTITY signal_ex IS
PORT(
a, b, c: IN STD_LOGIC;
w, x, y, z :OUT STD_LOGIC);
END signal_ex;
```

ARCHITECTURE sig OF signal_ex IS
-- Declaration area
-- Define signals here
SIGNAL inputs : STD_LOGIC_VECTOR(2 downto 0);
SIGNAL outputs: STD_LOGIC_VECTOR(3 downto 0); BEGIN
-- Concatenate input ports into 3-bit signal inputs <= a \& b \& c;



## WITH inputs SELECT

outputs <=
"1000" WHEN "000",
"0100" WHEN "001", "0110" WHEN "010", "1001" WHEN "011", "0110" WHEN "100", "0001" WHEN "101", "1001" WHEN "110", "0010" WHEN "111", "0000" WHEN others;
-- Separate signal
w <= outputs(3);
x <= outputs(2);
y <= outputs(1);
z <= outputs(0);
END sig; inputs

| $A$ | $B$ | $C$ | $W$ | $X$ | $Y$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 |

inputs(2) inputs(1) inputs(0)

| a | b | c |
| :---: | :---: | :---: |
| outputs(2) | outputs(1) | outputs(0) |
| $x$ | $y$ | $z$ |

## Single-Bit SIGNAL


--Combine single-bit and multiple-bit signals:
d:IN STD_LOGIC_VECTOR(2 downto 0); enable: IN STD_LOGIC;

SIGNAL inputs: STD_LOGIC_VECTOR (3 downto 0);
inputs <= enable \& d; -- combine


## 7-Segment Control




| Signal Name | FPGA Pin No. |
| :--- | :---: |
| HEX0_D[0] | PIN_E11 |
| HEX0_D[1] | PIN_F11 |
| HEX0_D[2] | PIN_H12 |
| HEX0_D[3] | PIN_H13 |
| HEX0_D[4] | PIN_G12 |
| HEX0_D[5] | PIN_F12 |
| HEX0_D[6] | PIN_F13 |
| HEX0_DP | PIN_D13 |

END a;

## VHDL Design with Quartus II

- Example: When the BUTTONO is pressed,
- LEDG0 shows the ANDed result of SW0 and SW1.
- LEDG1 shows the ORed result of SW0 and SW1.
- Step 1: Start a new project
- Select File $\rightarrow$ New Project Wizard
- Working directory: Class6
- Project name: Class6
- Top-level design entry: Class6
- Family \& Device Settings
- Device family: Cyclone III
- Available device: EP3C16F484C6
- EDA Tool Settings
- Leave it alone at the moment


Copyright © All Rights Reserved by Yuan-Hao Chang

## VHDL Design with Quartus II (Cont.)

- Step 2: Design entry using the text editor
- Select File $\rightarrow$ New $\rightarrow$ VHDL File (.vhd)
- Save as "Class6.vhd" (check "Add file to current project")
- Edit "Class6.vhd"

```
ENTITY Class6 IS
                        PORT(
                        A: IN BIT_VECTOR(1 downto 0);
                        C: IN BIT;
                                    X: OUT BIT;
                                    Y: OUT BIT);
END Class6;
ARCHITECTURE and_or OF Class6 IS
BEGIN
    X<= A(1) and A(0) and (not C);
    Y <= (A(1) or A(0)) and (not C);
END and_or;
```

- Select "Start Compilation" to compile the circuit


## VHDL Design with Quartus II (Cont.)

- Step 3: Simulation with Vector Waveform File (.vwf)
- Select File $\rightarrow$ New $\rightarrow$ Vector Waveform File (.vwf)
- Save as "Class6.vwf" (check "Add file to current project")
- Select "Edit $\rightarrow$ Insert $\rightarrow$ Insert Node or Bus $\rightarrow$ Node Finder" to add input/output pins into the simulation.
- Select "Edit $\rightarrow$ End Time" and select "Edit $\rightarrow$ Grid Size" to config the simulation period and count period. (e.g., 4us, grid size: 50ns)
- A(0): count value, binary, count every 50 ns , multiplied by 1.
- A(1): count value, binary, count every 50 ns , start time: 20 ns , multiplied by 2.
- C: forcing high or forcing low. ํ $\boldsymbol{r}$
- Select "Start Simulation" to simulate the circuit.
- Functional simulation
- Select "Assignments $\rightarrow$ Settings $\rightarrow$ Simulator Settings" to set "Simulation mode" as Functional.
- Select "Processing $\rightarrow$ Generate Functional Simulation Netlist"
- Select "Start Simulation" to simulate the circuit.



## VHDL Design with Quartus II (Cont.)

- Step 3: Simulation with Vector Waveform File (.vwf)
- Select "Assignments $\rightarrow$ Device" to configure the board settings.
- Set Family as Cyclone III and Device as EP316F484C6
- Select "Device and Pin Options"
- Select and set "Unsigned Pings" as "As input tri-stated" and
- Select "Configuration" to set configuration scheme as "Active Serial" and configuration device as "EPCS4"
- Select "Assignments $\rightarrow$ Pins" to activate the "Pin Planner".
- Select "Start Compilation" to compile the circuit with circuit assignment.
- Select "Tools $\rightarrow$ Programmer" to download the .soft file to the FPGA board for testing.

| Node Name | Direction | Location |
| :---: | :---: | :---: |
| D) A[1] | Input | PIN_H5 |
| D) $\mathrm{A}[0]$ | Input | PIN_36 |
| D) $C$ | Input | PIN_H2 |
| (1) X | Output | PIN_J1 |
| -(0) Y | Output | PIN_32 |



Copyright © All Rights Reserved by Yuan-Hao Chang

April 14, 2011


## Lab 6

- Part 1 - Simulation
- Use VHDL to design a NAND gate with one output pin $f$ and two input pins $\boldsymbol{a}$ and $\boldsymbol{b}$. Then use Vector Waveform File (.vwf) to simulate the

- A: count value, binary, simulation period=4us, advanced by 1 every 100ns
- B: count value, binary, simulation period=4us, advanced by 1 every 200ns
- Part 2: When the BUTTONO is pressed,
- LEDG0 shows the ANDed result of SW0 and SW1.
- LEDG1 shows the ORed result of SW0 and SW1.
- Part 3 - Transferring a Design to a Target FPGA
- Use three slides (SW2-SW0) as the binary input value. Solve the following problems with VHDL.
- The corresponding LED (LEDGO-7) is on when selected by the binary input. Other LEDs are off. E.g., 100 (SW2-SW0) lights LEDG4.
- The first 7-segment LED (HEXO) shows the decimal value of the binary input when the first pushbutton (BUTTONO) is pressed. Otherwise, HEXO is off. E.g., When BUTTONO is pressed and the binary input is 101 (SW2-SW0), HEXO shows 5.


## Pushbutton and Slide Switches



3 Pushbutton switches:
Not pressed $\rightarrow$ Logic High Pressed $\rightarrow$ Logic Low

| Signal Name | FPGA Pin No. |
| :--- | :---: |
| BUTTON [0] | PIN_H2 |
| BUTTON [1] | PIN_G3 |
| BUTTON [2] | PIN_F1 |



10 Slide switches (Sliders):
Up $\rightarrow$ Logic High
Down $\rightarrow$ Logic

| SW[0] | PIN_J6 | SW[5] | PIN_J7 |
| :--- | :--- | :--- | :--- |
| SW[1] | PIN_H5 | SW[6] | PIN_H7 |
| SW[2] | PIN_H6 | SW[7] | PIN_E3 |
| SW[3] | PIN_G4 | SW[8] | PIN_E4 |
| SW[4] | PIN_G5 | SW[9] | PIN_D2 |



## LEDs

Pin number
Cyclone III


10 LEDs
Opuput high $\rightarrow$ LED on Output low $\rightarrow$ LED off

| Signal Name | FPGA Pin No. |
| :---: | :---: |
| LEDG[0] | PIN_J1 |
| LEDG[1] | PIN_J2 |
| LEDG[2] | PIN_J3 |
| LEDG[3] | PIN_H1 |
| LEDG[4] | PIN_F2 |
| LEDG[5] | PIN_E1 |
| LEDG[6] | PIN_C1 |
| LEDG[7] | PIN_C2 |
| LEDG[8] | PIN_B2 |
| LEDG[9] | PIN_B1 |
| Copyright © All Rights Reserved by Yuan-Hao Chang |  |

## 7-Segment Displays

## Pin number

(active-low)


| Signal Name | FPGA Pin No. |
| :---: | :---: |
| HEX0_D[0] | PIN_E11 |
| HEX0_D[1] | PIN_F11 |
| HEX0_D[2] | PIN_H12 |
| HEX0_D[3] | PIN_H13 |
| HEX0_D[4] | PIN_G12 |
| HEX0_D[5] | PIN_F12 |
| HEX0_D[6] | PIN_F13 |
| HEX0_DP | PIN_D13 |


| HEX1_D[0] | PIN_A13 |
| :--- | :--- |
| HEX1_D[1] | PIN_B13 |
| HEX1_D[2] | PIN_C13 |
| HEX1_D[3] | PIN_A14 |
| HEX1_D[4] | PIN_B14 |
| HEX1_D[5] | PIN_E14 |
| HEX1_D[6] | PIN_A15 |
| HEX1_DP | PIN_B15 |


| HEX2_D[0] | PIN_D15 |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | HEX3_D[0] | PIN_B18 |  |  |
| HEX2_D[1] | PIN_A16 |  | HEX3_D[1] | PIN_F15 |
| HEX2_D[2] | PIN_B16 |  | HEX3_D[2] | PIN_A19 |
| HEX2_D[3] | PIN_E15 |  | HEX3_D[3] | PIN_B19 |
| HEX2_D[4] | PIN_A17 |  | HEX3_D[4] | PIN_C19 |
| HEX2_D[5] | PIN_B17 |  | HEX3_D[5] | PIN_D19 |
| HEX2_D[6] | PIN_F14 | HEX3_D[6] | PIN_G15 |  |
| HEX2_DP | PIN_A18 | ights | HEX3_DP | PIN_G16 |

