



# Class 6 VHDL Introduction







#### **VHDL ENTITY and ARCHITECTURE**





Î
1050



#### **Modes and Types**

• Modes:

BUFFER is the same as OUT, but allows to be fed back to the CPLD logic to be reused by another function.

– IN, OUT, INOUT, BUFFER













#### WITH ... SELECT

	$D_2$	<b>D</b> <sub>1</sub>	D <sub>0</sub>	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

ENTITY select_example IS PORT( d: IN BIT_VECTOR(3 downto 0);	
y. OUT BIT), END coloct exemple: Select v based on	Ь
END Select_example, (Colocity buood on	
ARCHITECTURE cct OF select example	IS
BEGIN d(3) d(0)	
WITH d SELECT	
y <= '1' WHEN "Ŏ011",	
'1' WHEN "0110",	
'1' WHEN "1001",	
'1' WHEN "1100",	×.
'0' WHEN others; Default is	
END cct; Value of y required	





#### **STD\_LOGIC and STD\_LOGIC\_VECTOR**

#### STD\_LOGIC is also called IEEE Std.1164 Multi-Valued Logic

• To use STD\_LOGIC, we must include the package:

LIBRARY ieee; USE ieee.std\_logic\_1164.ALL;

- 'U' Uninitialized
- 'X' Forcing Unknown
- '0' Forcing 0
- '1' Forcing 1
- 'Z' High Impedance
- 'W' Weak Unknown
- L' Weak 0 (pull-down resistor)
- 'H' Weak 1 (pull-up resistor)
- '-' Don't Care



#### STD\_LOGIC and STD\_LOGIC\_VECTOR (Cont.)

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
```

```
ENTITY bitwise_and_std_4 IS

PORT(

a, b: IN STD_LOGIC_VECTOR(3 downto 0);

y: OUT STD_LOGIC_VECTOR(3 downto 0));

END bitwise_and_std_4;
```

```
ARCHITECTURE and gate OF bitwise and std 4 IS BEGIN
```

y <= a and b;

END and\_gate;







#### **Tristate**

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY quad_tri IS
a: IN STD_LOGIC_VECTOR(3 downto 0);
g: IN STD_LOGIC;
y: OUT STD_LOGIC_VECTOR(3 downto 0));
END quad_tri;
ARCHITECTURE quad_buff OF quad_tri IS
BEGIN

WITH g SELECT y <= a WHEN '0', "ZZZZ" WHEN others; END quad\_buff;

Y1	Y2	Y3	Y4	G
A1	A2	<b>A3</b>	A4	0
<b>'Z'</b>	<b>'Z</b> '	<b>'Z'</b>	<b>'Z'</b>	1







INTEGER	LIBRARY ieee; USE ieee.std_logic_1164.ALL;		
LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY truth_table IS PORT( d: IN INTEGER RANGE 0 to 7;	ENTITY truth_table IS PORT( d: IN <b>STD_LOGIC_VECTOR(2 downto 0)</b> y: OUT STD_LOGIC); END truth_table; ARCHITECTURE a OF truth table IS		
y: OUT STD_LOGIC); END truth_table; ARCHITECTURE a OF truth_table IS BEGIN WITH d SELECT y <= '1' WHEN 1,	BEGIN $D_2$ $D_1$ WITH d SELECT $y <= `1'$ WHEN "001",         `1'       WHEN "101", $0$ $0$ `1'       WHEN "110", $0$ $1$ `0'       WHEN others; $0$ $1$ END a; $1$ $0$ $1$	D <sub>0</sub> 0 1 0 1 1 0	Y 0 1 0 0 0
'1' WHEN 5, '1' WHEN 6, '0' WHEN others; END a; STD LOGIC	1 0 1 1 1 1 1 1	1 0 1	1 1 0





# • SIGNAL can bundle inputs or outputs into a single group.







## Single-Bit SIGNAL



--Combine single-bit and multiple-bit signals:

d:IN STD\_LOGIC\_VECTOR(2 downto 0); enable: IN STD LOGIC;

```
SIGNAL inputs: STD_LOGIC_VECTOR (3 downto 0);
```

inputs <= enable & d; -- combine

LIBRARY ieee; USE ieee.std\_logic\_1164.ALL;

```
ENTITY signal_ex2 IS
 PORT(
  a, b, c, d : IN STD_LOGIC;
  y:OUT STD_LOGIC);
END signal_ex2;
```

ARCHITECTURE cct of signal\_ex2 IS -- Declare signal SIGNAL a\_xor\_b : STD\_LOGIC; **BEGIN** -- Define signal in terms of ports a and b  $a\_xor\_b <= ((not a) and b) or (a and (not b));$ -- Combine signal with ports c and d  $y \le a_xor_b$  or ((not c) and d); END cct;





#### **7-Segment Control**

LIBRARY ieee; USE ieee.std\_logic\_1164.ALL;

**ENTITY SevenSegment Is** 

```
PORT (
 sw: IN STD_LOGIC_VECTOR(2 downto 0);
  pb: IN STD LOGIC;
```

hex0: OUT STD\_LOGIC\_VECTOR(0 to 7)); END Lab6:

**ARCHITECTURE a OF SevenSegment IS** BEGIN

WITH pb & sw SELECT

 $hex0 \leq =$ 

"00000011" WHEN "0000", "10011111" WHEN "0001", "00100101" WHEN "0010", "00001101" WHEN "0011", "10011001" WHEN "0100", "01001001" WHEN "0101", "01000001" WHEN "0110", "00011111" WHEN "0111", "11111111" WHEN others;

sw(2)

sw(1)

sw(0)

pb



Signal Name	FPGA Pin No.
HEX0_D[0]	PIN_E11
HEX0_D[1]	PIN_F11
HEX0_D[2]	PIN_H12
HEX0_D[3]	PIN_H13
HEX0_D[4]	PIN_G12
HEX0_D[5]	PIN_F12
HEX0_D[6]	PIN_F13
HEX0_DP	PIN_D13

April 14, 2011

13

1 AM
NI
1550



### **VHDL Design with Quartus II**

- Example: When the BUTTON0 is pressed,
  - LEDG0 shows the ANDed result of SW0 and SW1.
  - LEDG1 shows the ORed result of SW0 and SW1.

#### • Step 1: Start a new project

- Select File → New Project Wizard
  - Working directory: Class6
  - Project name: Class6
  - Top-level design entry: Class6
- Family & Device Settings
  - Device family: Cyclone III
  - Available device: EP3C16F484C6
- EDA Tool Settings
  - Leave it alone at the moment

				- Show in 'A'	vailable de	vice list
Eamily: Cyclone III			-	Pac <u>k</u> age:	Any	•
Devices: All			~	Pin <u>c</u> ount:	Any	•
Target device				Sp <u>e</u> ed grad	ie: Any	-
C Auto device select	ed by the Fitter			▼ S <u>h</u> ow a	advanced o	levices
Specific device sel	ected in 'Availa	ible devices	'list	🔲 HardCo	py compat	ible only
<u>v</u> ailable devices:						
Name	Core v	LEs	User I/	Memor	Embed	PLL
EP3C16F256A7	1.2V	15408	169	516096	112	4
EP3C16F256C6	1.2V	15408	169	516096	112	4
EP3C16F256C7	1.2V	15408	169	516096	112	4
EP3C16F256C8	1.2V	15408	169	516096	112	4
EP3C16F256I7	1.2V	15408	169	516096	112	4
EP3C16F484A7	1.2V	15408	347	516096	112	4
EP3C16F484C6	1.2V	15408	347	516096	112	4
FP3C16F484C7	1.2V	15408	347	516096	112	4
						>
¢						
<u>• · · · ·</u>						
Companion device						

S NISIT
1550



### VHDL Design with Quartus II (Cont.)

- Step 2: Design entry using the text editor
  - Select File  $\rightarrow$  New  $\rightarrow$  VHDL File (.vhd)
  - Save as "Class6.vhd" (check "Add file to current project")
  - Edit "Class6.vhd"

```
ENTITY Class6 IS
                                     PORT(
                                               A: IN BIT_VECTOR(1 downto 0);
                                               C: IN BIT:
                                               X: OUT BIT:
                                               Y: OUT BIT);
                           END Class6;
                           ARCHITECTURE and or OF Class6 IS
                           BFGIN
                                     X \le A(1) and A(0) and (not C);
                                     Y \leq (A(1) \text{ or } A(0)) \text{ and } (not C);
                           END and or;

    Select "Start Compilation" to compile the circuit
```

S NEIT
4551



### VHDL Design with Quartus II (Cont.)

- Step 3: Simulation with Vector Waveform File (.vwf)
  - Select File → New → Vector Waveform File (.vwf)
  - Save as "Class6.vwf" (check "Add file to current project")
  - Select "Edit → Insert → Insert Node or Bus → Node Finder" to add input/output pins into the simulation.
  - Select "Edit → End Time" and select "Edit → Grid Size" to config the simulation period and count period. (e.g., 4us, grid size: 50ns)
    - A(0): count value, binary, count every 50ns, multiplied by 1.
    - A(1): count value, binary, count every 50ns, start time: 20ns, multiplied by 2.
    - C: forcing high or forcing low. 😃 🛧
  - Select "Start Simulation" to simulate the circuit.
  - Functional simulation
    - Select "Assignments → Settings → Simulator Settings" to set "Simulation mode" as Functional.
    - Select "Processing → Generate Functional Simulation Netlist"
    - Select "Start Simulation" to simulate the circuit.



-	<b>A</b> mor
-	NIUI
•	455 N



## VHDL Design with Quartus II (Cont.)

- Step 3: Simulation with Vector Waveform File (.vwf)
  - Select "Assignments  $\rightarrow$  Device" to configure the board settings.
    - Set Family as Cyclone III and Device as EP316F484C6
    - Select "Device and Pin Options"
      - · Select and set "Unsigned Pings" as "As input tri-stated" and
      - Select "Configuration" to set configuration scheme as "Active Serial" and configuration device as "EPCS4"
  - Select "Assignments  $\rightarrow$  Pins" to activate the "Pin Planner".
  - Select "Start Compilation" to compile the circuit with circuit assignment.
  - Select "Tools → Programmer" to download the .soft file to the FPGA board for testing.

Node Name		Direction	Location		
	A[1]	Input	PIN_H5		
	A[0]	Input	PIN_J6		
	с	Input	PIN_H2		
Ô	Х	Output	PIN_J1		
Ô	Y	Output	PIN_J2		

Ble Edit Process	ing Iooh Mindow										
🔔 Hardware Set.	p. US8 Blaster (US	ie oj			Mode: JTAG		- 2	Progres	-	100 %	
Enable real-time	ISP to allow backgrou	nd programming (for MAXX II	devices)								
No Star	File	Device	Checksum	Usercode	Program/	Veily	Black-	Examine	Security	Erace	EP CLAMP
Piller,	Class5.sol	EP3C16F484	00005808	FFFFFFFF	8		0		0		0
Auto Detect	1										
X flower	1										
🍲 Add File	1										
Corperties.	1										
C Servel 10	1										
Add Device	1										
fr\n	1										
(D) en	1										
For Halp, poses Pl								1	1		1000





- Part 1 Simulation
  - Use VHDL to design a NAND gate with one output pin *f* and two input pins *a* and *b*. Then use Vector Waveform File (.vwf) to simulate the



- A: count value, binary, simulation period=4us, advanced by 1 every 100ns
- B: count value, binary, simulation period=4us, advanced by 1 every 200ns
- Part 2: When the BUTTON0 is pressed,
  - LEDG0 shows the ANDed result of SW0 and SW1.
  - LEDG1 shows the ORed result of SW0 and SW1.
- Part 3 Transferring a Design to a Target FPGA
  - Use three slides (SW2-SW0) as the binary input value. Solve the following problems with VHDL.
    - The corresponding LED (LEDG0-7) is on when selected by the binary input. Other LEDs are off. E.g., 100 (SW2-SW0) lights LEDG4.
    - The first 7-segment LED (HEX0) shows the decimal value of the binary input when the first pushbutton (BUTTON0) is pressed. Otherwise, HEX0 is off. E.g., When BUTTON0 is pressed and the binary input is 101 (SW2-SW0), HEX0 shows 5.





#### **Pushbutton and Slide Switches**



3 Pushbutton switches: Not pressed  $\rightarrow$  Logic High Pressed  $\rightarrow$  Logic Low

Signal Name	FPGA Pin No.
BUTTON [0]	PIN_H2
BUTTON [1]	PIN_ G3
BUTTON [2]	PIN_F1



#### 10 Slide switches (Sliders): Up $\rightarrow$ Logic High Down $\rightarrow$ Logic

	-		
SW[0]	PIN_J6	SW[5]	PIN_J7
SW[1]	PIN_H5	SW[6]	PIN_H7
SW[2]	PIN_H6	SW[7]	PIN_E3
SW[3]	PIN_G4	SW[8]	PIN_E4
SW[4]	PIN_G5	SW[9]	PIN_D2

Pin



**LEDs** 





#### 10 LEDs Opuput high $\rightarrow$ LED on Output low $\rightarrow$ LED off

Signal Name	FPGA Pin No.
LEDG[0]	PIN_J1
LEDG[1]	PIN_J2
LEDG[2]	PIN_J3
LEDG[3]	PIN_H1
LEDG[4]	PIN_F2
LEDG[5]	PIN_E1
LEDG[6]	PIN_C1
LEDG[7]	PIN_C2
LEDG[8]	PIN_B2
LEDG[9]	PIN_B1





Pin number

# **7-Segment Displays**



Signal Name	FPGA Pin No.						1
HEX0_D[0]	PIN_E11	HEX1_D[0]	PIN_A13	HEX2_D[0]	PIN_D15	HEX3_D[0]	PIN_B18
HEX0_D[1]	PIN_F11	HEX1_D[1]	PIN_B13	HEX2_D[1]	PIN_A16	HEX3_D[1]	PIN_F15
HEX0_D[2]	PIN_H12	HEX1_D[2]	PIN_C13	HEX2_D[2]	PIN_B16	HEX3_D[2]	PIN_A19
HEX0_D[3]	PIN_H13	HEX1_D[3]	PIN_A14	HEX2_D[3]	PIN_E15	HEX3_D[3]	PIN_B19
HEX0_D[4]	PIN_G12	HEX1_D[4]	PIN_B14	HEX2_D[4]	PIN_A17	HEX3_D[4]	PIN_C19
HEX0_D[5]	PIN_F12	HEX1_D[5]	PIN_E14	HEX2_D[5]	PIN_B17	HEX3_D[5]	PIN_D19
HEX0_D[6]	PIN_F13	HEX1_D[6]	PIN_A15	HEX2_D[6]	PIN_F14	HEX3_D[6]	PIN_G15
HEX0_DP	PIN_D13	HEX1_DP	PIN_B15	HEX2_DP	PIN_A18 Rights	HEX3_DP	PIN_G16