\( \Theta(N^{5/6}) \) Time Complexity of Fault Diagnosis Algorithms in \( N \times N \) Dilated Blocking Photonic Switching Networks

I-SHYAN HWANG, HUNG-CHANG LIN AND SAN-NAN LEE

Department of Computer Engineering and Science
Yuan-Ze University
Chungli, 320 Taiwan

Dilated Optical Multistage Interconnection Networks (DOMINs) based on 2 x 2 directional coupler photonic switches play an important role in all-optical high-performance networks, especially for the emerging IP over DWDM architectures. The problem of crosstalk within photonic switches is underestimated due to the aging of the switching element, control voltage, temperature and polarization, and thus causes undesirable coupling of the signal from one path to the other. Previous works [18] designed an efficient diagnosing disjoint faults algorithm in small sized networks, which reduced the number of tests required by overlapping the tests with computations to one half in photonic switching networks. Furthermore, this paper generically derives algorithms and mathematical modules to find the optimal degree of parallelism of faults diagnosis for \( N \times N \) dilated blocking networks, as the size of network is larger. Taking advantage of the properties of disjoint faults, diagnosis can be accelerated significantly because the optimal degree of parallel fault diagnosis may grow exponentially. To reduce the diagnosis time, an algorithm is proposed herein to find the maximum number of disjoint faults. Rather than requiring up to \( 4MN \) tests as a native approach, a two-phase diagnosis algorithm is proposed to reduce the testing requirement to \( 4N \) tests. This study extends the concept of disjoint faults to reduce the number of tests to the time efficiency of \( \Theta(N^{5/6}) \) for \( N \times N \) DOMINs.

**Keywords:** dilated photonic switching network, crosstalk fault, degree of parallelism, fault diagnosis algorithm, disjoint-faults

1. INTRODUCTION

The concept of multistage interconnection networks (MINs) was first introduced in the context of circuit switching providing parallel transmission [1-3]. The MINs possess two properties: the unique path for each input-output pair and the digital control routing. Unlike the previous connection-oriented packet switched networks based on the TCP/IP protocol stack, the MINs do not establish connections, but instead the entire packet follows the route selected during set-up process. Because the TCP/IP network bandwidth is...
restricted by the router throughput, router performance benefits when the network scale is increased. A specific architecture is provided by so-called “IP over ATM” switching [4, 5]. In this case, a new packet-passing scenario substitutes for the classic IP routing. After the first IP datagram establishes a new path in the ATM network, the subsequent IP datagrams are forwarded directly through the previously established path. This forwarding technique is termed “cut through” switching [6]. Like the transmission scenario of the IP datagram over ATM networks, electronic-based networks can be promoted to all-optical networks. Furthermore, employing the switching elements as the routing components allows IP to be taken directly over DWDM (Dense Wavelength Division Multiplexing) architecture providing a fully optical high-performance network. This architecture incorporates scalability and cost-effectiveness into recent research [7].

Photonic switching elements are essential in optical networks. Because photonic switching networks provide an all optical transmission, high transmission speed, and high throughput without the conversion between electronic-to-optical and optical-to-electronic [8, 9]. The concept of dilation in the spatial domain for DOMINs [10] to reduce the negative effect of crosstalk is introduced here. The DOMINs, constructed using $2 \times 2$ directional couplers (photonic switches) [9, 11-13], can also be classified into three architectures: dilated blocking network, dilated non-blocking network, and dilated re-arrangeable network [10, 14, 15]. A $2 \times 2$ switching element, two inlets and two outlets, allows the implementation of self-routing under the unbuffered architecture.

Optical crosstalk is a problem in DOMINs and results from the undesirable coupling between signals from one path to the other within a directional coupler [12, 16], which is called first-order crosstalk. It is essential to design different diagnosing crosstalk fault algorithms for DOMINs from the automatic testing generation in the current sophisticated VLSI technology. The diagnosis process for DOMINs [17, 18] can be divided into two basic phases: the fault detection process and the fault location process. In the first phase, all possible suspicious faulty switches are detected from the outputs, while in the second phase, all possible suspicious switches are examined by injecting signals into them and checking if the output signals exceed threshold. Hwang [18] designed the disjoint faults algorithm in dilated blocking networks to accelerate diagnosis by putting two first-order crosstalks in parallel. This paper presents the upper bound approach, in which the optimal number of disjoint faults is accommodated in $N \times N$ dilated blocking networks as the size of DOMINs grows. Furthermore, a new diagnosing algorithm is proposed to find other possible pairs of disjoint faults. Because of the property of disjoint faults, the execution time can be reduced during the second phase. This study proves that the number of disjoint faults is $2 \times 2^\left\lfloor \frac{\log_2 \frac{N-1}{6}}{6} \right\rfloor$ and the time efficiency of the new diagnosing algorithm can be enhanced to $\Theta(N^{5/6})$ for $N \times N$ DON as $N$ becomes larger.

This paper is organized as follows. Section 2 introduces $N \times N$ Dilated Omega Network (DON), while section 3 describes the fault model, system assumptions and primitive diagnosing algorithm. Section 4 presents the upper bound approach and shows that the optimal time efficiency of the approach is $\Theta(\log_2 N)$. Section 5 proposes a new diagnosis algorithm for $N \times N$ DON and proves that the time efficiency of the diagnosing algorithm can be reduced to $\Theta(N^{5/6})$. Finally, conclusions are given in section 6.
2. DILATED OMEGA NETWORK

Each of the networks in a class of $N \times N$ dilated blocking networks consists of a set of $N$ input terminals, a set of $N$ output terminals, and $\log_2 N + 1$ stages of logic cells. Some isomorphic dilated blocking topologies have been proven to be topologically equivalent [18], such as the Dilated Omega Network, Dilated Banyan Network, and so on. The $N \times N$ Dilated Omega Network (DON) is an asymmetrical architecture recursively constructed from stage $i$ connected to stage $(i + 1)$ by the shuffle connection. As in any dilated networks, only half of the input ports and output ports are used, and no single switching can simultaneously carry multiple active paths at a given time [9, 10, 13].

3. PREVIOUS WORKS

This section describes the primitive fault detection and fault location algorithm for disjoint faults, and also defines the crosstalk model and system assumptions.

3.1 Crosstalk Model

The basic component of the photonic switching networks is a $2 \times 2$ directional coupler that comprises two single-mode optical waveguides formed by diffusing Titanium into Lithium Niobate (Ti:LiNbO$_3$) substrate [14]. The voltage controls switching across the electrodes in the directional coupler. By applying a certain control voltage on the electrode, a main signal in the upper (or lower) input is switched to the upper (or lower) output which is equivalent to the BAR state or the CROSS state.

A switch is said to be faulty, if it causes its crosstalk is above a given threshold, whose value can be determined according to certain criteria. The crosstalk(s) fault in the network can be isolated and switched to the output switches. Four optical paths exist, and our possibilities for crosstalk faults on these paths in a switching element. $W(0, 0)$ (or Type-1) optical path and $W(1, 1)$ (or Type-2) optical path faults may occur when the switch is in the Bar state, while $W(0, 1)$ (or Type-3) optical path and $W(1, 0)$ (or Type-4) optical path faults may occur when the switch is in the Cross state.

3.2 Fault Diagnosis Method

The diagnosing algorithm contains two phases: fault detection and fault location [17, 18]. The fault detection phase detects possible crosstalk signals from the output terminals, while the fault location phase locates possible fault switches inside the photonic switching chips. Backwards and forwards tracing is necessary to find the input and output terminals, respectively, under test from suspicious fault switches at any stage within the network.

Before investigating the fault detection and fault location methods, the system assumptions are as follows:

- A switch with a crosstalk remains operational.
- Dual access to the edges of the network is allowed and the only accessible parts of the photonic switching network are the input and output terminals.
A port is called an even parity port if its binary representation has an even number of 1s, and an odd parity if otherwise.

Each switch in the network can be referred to by a pair \((i, t)\), where \(i\) denotes the stage number, and \(t\) represents the position of the switch at that stage from the top to the bottom.

Parity code is developed for the input testing signals which guide the testing signals on where to put the set of testing signals into the input terminals and where to measure the crosstalk signals in the output terminals.

### 3.2.1 Fault detection method

The fault detection procedure has four detection tests to detect the four types of fault, namely the Bar-E, Bar-O, Cross-E, and Cross-O tests. Since the DON is an asymmetrical architecture, the possible output faulty signal depends on the type of test (Bar test or Cross test), the parity of the injected signal, and the number of stages in the network. Table 1 lists their relationships among these variables.

#### Table 1. The relationship of parity between the injected input signal and the faulty output signal will be measured.

<table>
<thead>
<tr>
<th>Type of Test</th>
<th>Type of crosstalk</th>
<th>Output signal parity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bar-Even</td>
<td>no crosstalk</td>
<td>Even</td>
</tr>
<tr>
<td></td>
<td>first-order crosstalk</td>
<td>Odd</td>
</tr>
<tr>
<td>Bar-Odd</td>
<td>first-order crosstalk</td>
<td>Even</td>
</tr>
<tr>
<td>Cross-Even</td>
<td>no crosstalk</td>
<td>Odd</td>
</tr>
<tr>
<td>(No. of stage is odd)</td>
<td>first-order crosstalk</td>
<td>Even</td>
</tr>
<tr>
<td>Cross-Even</td>
<td>no crosstalk</td>
<td>Even</td>
</tr>
<tr>
<td>(No. of stage is even)</td>
<td>first-order crosstalk</td>
<td>Odd</td>
</tr>
<tr>
<td>Cross-Odd</td>
<td>no crosstalk</td>
<td>Odd</td>
</tr>
<tr>
<td>(No. of stage is odd)</td>
<td>first-order crosstalk</td>
<td>Even</td>
</tr>
<tr>
<td>Cross-Odd</td>
<td>first-order crosstalk</td>
<td>Even</td>
</tr>
<tr>
<td>(No. of stage is even)</td>
<td>no crosstalk</td>
<td>Odd</td>
</tr>
</tbody>
</table>

The fault detection procedure is as follows:

1. The whole network is configured to either the Bar or Cross state.
2. A pre-defined set of inputs is illuminated.
3. All four tests are performed, namely the Bar-E test, Bar-O test, Cross-E test, and Cross-O test.
4. Whether the signal at any output specified in step 3 exceeds the threshold value is determined; if so, then the network contains at least one faulty switch.

#### 3.2.2 Algorithm for locating suspicious switches

From the fault detection test, if the crosstalk level in an output terminal exceeds the threshold value, then one suspicious switch in each stage corresponds to that measure-
ment. Tracing back from the output terminal and applying switching function and routing algorithm will locate all possible suspicious switches.

3.2.3 Fault location method

Once all four-fault detection tests are performed, 4N location tests (2N Bar tests and 2N cross tests) are needed to isolate the faulty switches from among the suspicious ones. One possible way of identifying the suspicious switches is to individually direct a signal to these switches. Should crosstalk exist in any of the suspicious switches, it should be measured at a distinct output that will uniquely identify its location. From the fault detection test, information regarding the state of the switching network and the position of the output at which the signal exceeds the threshold can be used to locate the suspicious switches. The crosstalk for all suspicious switches must be re-routed to different outputs for measurement. The three algorithms are then employed to find the input signal terminal in the first stage, and output terminals from the input signal and the crosstalk signal will be measured in the last stage for the suspicious switch inside the networks [18].

3.2.4 Disjoint faults

The primitive fault detection and the fault location algorithm are the basis of the following proposal for a diagnosing faulty switch algorithm. Notably, the number of unused photonic switches grows in $\Theta(N^2)$ as the size of the network increases for $N \times N$ DON. This phenomenon raises the possibility of finding other possible test patterns that can be generated, or of finding optimal test patterns, which can simultaneously locate faulty switches. First, a diagnosing algorithm which can simultaneously locates two first-order crosstalks called disjoint faults is devised. The following lemma is used to define the disjoint fault.

**Lemma 1** If two output switches are identified as faulty during the last stage, say, $a_w a_{w-1} \ldots a_0$ and $b_w b_{w-1} \ldots b_0$ for a size $N \times N$ DON, $w = \log_2 N + 1$, and if the operation of the Exclusive-Or $a_w \oplus b_w = 1$, and $a_0 \oplus b_0 = 1$, and the other bits $a_i = b_i, 1 \leq i \leq w - 2$; then the two faulty switches are defined as having a pair of disjoint faults, and the suspicious faulty switches can be simultaneously located.

**Proof:** Recall that the DON is an asymmetrical architecture, and possible faulty output signals are measured depending on the type of test (Bar test or Cross test), the parity of the injected signal (even or odd), and the number of stages in the network. Table 2 lists eight situations that must be considered, and [18] provides the detailed proofs for each situation.

The methodology called the BCBC and CBCB tests [18] is used to set all switches in the same stage to the same states, with the states alternating between Bar and Cross or Cross and Bar, respectively. The following algorithms are used for locating disjoint faults, namely the BCBC(-CBCB) test and CBCB(-BCBC) test, respectively. The BCBC test and CBCB test are used to locate one possible faulty switch, while the (-CBCB) test and (-BCBC) test are used to locate another faulty switch for disjoint faults.
Table 2. Eight situations are considered in Lemma 1.

<table>
<thead>
<tr>
<th>State</th>
<th>Type of test</th>
<th>The number of stage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bar</td>
<td>BCBC-CBCB</td>
<td>Even</td>
</tr>
<tr>
<td>Bar</td>
<td>BCBC-BCBC</td>
<td>Odd</td>
</tr>
<tr>
<td>Bar</td>
<td>CBCB-BCBC</td>
<td>Even</td>
</tr>
<tr>
<td>Bar</td>
<td>CBCB-CBCB</td>
<td>Odd</td>
</tr>
<tr>
<td>Cross</td>
<td>BCBC-BCBC</td>
<td>Even</td>
</tr>
<tr>
<td>Cross</td>
<td>BCBC-CBCB</td>
<td>Odd</td>
</tr>
<tr>
<td>Cross</td>
<td>CBCB-BCBC</td>
<td>Even</td>
</tr>
<tr>
<td>Cross</td>
<td>CBCB-CBCB</td>
<td>Odd</td>
</tr>
</tbody>
</table>

Lemma 2  \( N \times N \) DOMIN can locate one first-order fault switch, provided that \( N \) must equal or exceed 2. However, for locating two first-order disjoint faults, the size of DOMIN, \( N \), must equal or exceed 8.

Proof: From the result of Lemma 1, it is noted that:

- the number of suspicious faulty switches for one output which is identified as faulty is \( \log_2 N + 1 \);
- the number of output switches in the last stage passing through after the location algorithm for one output switch is identified as faulty is \( 2((\log_2 N + 1)/2) = \log_2 N + 1 \);
- the number of output switches of the pair of disjoint faults passing through after the location algorithm is \( 2(\log_2 N + 1) \);
- the number of output switches in the last stage is \( N \);
- the number of output switches in the last stage must equal or exceed the number of output switches of the disjoint fault passing through after the location algorithm is \( N \geq 2(\log_2 N + 1) \), and therefore \( N \geq 8 \).

The results in this section indicate that disjoint faults exist for \( 8 \times 8 \) DON. The following two sections can derive the possible maximum pairs of disjoint faults mathematically for the size of \( N \times N \) DOMIN, and propose the \( \Theta(N^{5/6}) \) time complexity of the fault diagnosis algorithm in \( N \times N \) DOMIN as \( N \) increases larger, thereafter.

4. UPPER BOUND APPROACH

This section presents a mathematical method for predicting the maximum number of disjoint faults for \( N \times N \) DOMIN. This approach is based on the relation between the number of switches of \( N \times N \) DOMIN and the number of switches passed by the input and crosstalk signals in the last stage for each pair of disjoint faults during the location process. The following lemma proves that the maximum number of disjoint faults for \( N \times N \) DOMIN is \( 2 \cdot \left\lceil \frac{N}{2 \log_2 N + 1} \right\rceil \).
Lemma 3 A generic equality for the upper bound of disjoint faults for $N \times N$ DOMIN is $2 \cdot \left\lfloor \frac{N}{2^\log_2 N + 1} \right\rfloor$ and the time efficiency of the approach is $\Theta(\log_2 N)$, where $N$ denotes the number of switches in the last stage and $2\log_2 N + 1$ represents the number of switches that the input signals and crosstalk signals will pass in the last stage during the location process for each pair of disjoint faults.

Proof: During the location process for the Bar test, the status of each stage is set to BCBC to locate possible Bar faulty switches in the even stage of the network, and is set to CBCB to locate possible Bar faulty switches in the odd stage of the network. Like the Cross test, the status of each stage is set to CBCB to locate possible Bar faulty switches in the even stage of the network, and is set to BCBC to locate possible Bar faulty switches in the odd stage of the network. The number of switches that the input signals and crosstalk signals will pass in the last stage depends on the number of stages of $N \times N$ DOMIN, and all the location process for the Bar and Cross tests are summarized as follows:

For the Bar test location processes,

- The number of switches passed by both signal and faulty signals in the last stage is $2\log_2 N + 1$ (log_2 N + 1 during the BCBC location process, and $2\log_2 N$ during the CBCB location process).

For the Cross test location processes,

- The number of switches passed by both signal and faulty signals in the last stage is $2\log_2 N + 1$ (log_2 N during the BCBC location process, and $2\log_2 N + 1$ during the CBCB location process).

Recall that the BCBC(-CBCB) and CBCB(-BCBC) tests for Bar-E test involve the BCBC and CBCB tests locating one possible faulty switch, while the (-CBCB) and (-BCBC) tests involving locating another faulty switch for disjoint faults. The number of switches in the last stage of the BCBC(-CBCB) test, which are passed by both signal and faulty signals, is $2\log_2 N + 1$ (log_2 N + 1 during the BCBC location process, and $2\log_2 N$ during the (-CBCB) location process). Furthermore, the number of switches which both signal and faulty signals pass in the last stage of the CBCB(-BCBC) test is $2\log_2 N + 1$ (log_2 N during the CBCB location process, and $2\log_2 N + 1$ during the (-BCBC) location process). Similarly, the same results are found for the Bar-O and Cross-O tests, showing that both the Bar test and Cross test are independent of the size of the $N \times N$ DOMIN. Therefore, the upper bound of disjoint faults for $N \times N$ DOMIN is $2 \cdot \left\lfloor \frac{N}{2^\log_2 N + 1} \right\rfloor$. The total number of tests required by the two phases diagnosis algorithm is $4N$, and the number of tests is $2 \cdot \left\lfloor \frac{N}{2^\log_2 N + 1} \right\rfloor$. The time efficiency of the upper bound approach when $N$ is infinity is $\Theta(\frac{N}{\log_2 N}) = \Theta(\log_2 N)$. The upper bound of the disjoint faults in $N \times N$ DOMIN is illustrated in Table 3.
Table 3. Upper bound of the disjoint faults for N × N DOMIN.

<table>
<thead>
<tr>
<th>Size of DOMIN, N</th>
<th>Upper bound of disjoint faults</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>32</td>
<td>4</td>
</tr>
<tr>
<td>64</td>
<td>8</td>
</tr>
<tr>
<td>128</td>
<td>16</td>
</tr>
<tr>
<td>256</td>
<td>30</td>
</tr>
<tr>
<td>512</td>
<td>52</td>
</tr>
</tbody>
</table>

5. \(\Theta(N^{5/6})\) TIME EFFICIENCY OF THE NEW DIAGNOSING CROSSTALK FAULT ALGORITHM

The previous section showed that the upper bound approach can predict the optimal number of disjoint faults without considering possible merging into the same switches between pairs of disjoint faults with growing DOMIN. In fact, it is possible that the test and crosstalk signals will merge into the same switches before the last stage. Essentially, the number of tests exceeds that with the upper bound approach. This section shows the \(\Theta(N^{5/6})\) time efficiency of the diagnosing algorithm. The following \textit{Propositions} are presented to aid the proof of Lemma 4.

\textbf{Proposition 1:} The “Hamming distance” is defined as the number of bit differences between two signals (input signals and/or crosstalk signals).

\textbf{Proposition 2:} The \textit{switching function} of the \textit{cross} state within the switch can be expressed as follows:

\[ S(C, b_{w-1}b_{w-2}... b_0) = b_{w-1}b_{w-2}... b_1b_0, \] where \(b_{w-1}b_{w-2}... b_1b_0\) denote the input signal and \(b_{w-1}b_{w-2}... b_1b_0\) denotes the output signal. This is referred to a Type-1 change. Meanwhile, a Type-2 change is defined as a one bit complement of the faulty signal compared with the input signal.

\textbf{Proposition 3:} The “stage distance” is defined as the difference of the stages between two possible suspicious switches located.

\textbf{Proposition 4:} Any two signals (input signals and/or faulty signals) will not route to the same switch if they can keep more than a 2-bit hamming distances in the same stage.

\textbf{Proof:} Assume two signals, \(b_{w-1}b_{w-2}... b_0\) at stage i, and \(a_{w-1}a_{w-2}... a_0\) at stage j. When these two signals route to the same stage k, the output signals at stage k are \(b'_{w-1}b'_{w-2}... b'_0\) and \(a'_{w-1}a'_{w-2}... a'_0\), respectively. If two signals merge into the same switch, then \(b_{w-1} = a'_{w-1}, b'_{w-2} = a'_{w-2}, ..., b' = a'\). So, either one \((b'_0 \neq a'_0)\) or no hamming distance \((b'_0 = a'_0)\) exists.
According to the apagoge, it can be proved that any two signals will not route to the same switch provided that the two signals (input signals and/or faulty signals) can keep more than 2-bit hamming distances.

**Lemma 4** For $N \times N$ DON (when the size of the network, $N$, is increased beyond 128), the output detected faulty signals of the pair of disjoint faults defined in Lemma 1 are $b_{w-1} ... b_5 b_4 b_3 b_2 b_1 b_0$ and $\bar{b}_{w-1} ... \bar{b}_5 \bar{b}_4 \bar{b}_3 \bar{b}_2 \bar{b}_1 \bar{b}_0$, where $w = \log_2 N + 1$. Whenever the number of internal bits (excluding $b_{w-1}$ and $b_0$) increases in every other six successive bits with 6-bit Hamming distances based on the previous pair of disjoint faults, a new pair of disjoint faults can be generated, for example, when the new pair of disjoint faults are $b_{w-1} ... \bar{b}_5 \bar{b}_4 \bar{b}_3 \bar{b}_2 \bar{b}_1 \bar{b}_0$ (pair of $b_{w-1} ... b_5 b_4 b_3 b_2 b_1 b_0$) and $\bar{b}_{w-1} ... \bar{b}_5 \bar{b}_4 \bar{b}_3 \bar{b}_2 \bar{b}_1 \bar{b}_0$ (pair of $\bar{b}_{w-1} ... \bar{b}_5 \bar{b}_4 \bar{b}_3 \bar{b}_2 \bar{b}_1 \bar{b}_0$).

**Proof:** Recall that in Proposition 4, any two disjoint signals in the same stage during routing must keep more than 2-bit Hamming distances. According to the Lemma 1, the first pair of the disjoint faults is $b_3 b_2 b_1 b_0$, $\bar{b}_3 \bar{b}_2 \bar{b}_1 \bar{b}_0$ for $8 \times 8$ DON. It is proved that when the number of internal bits (excluding $b_{w-1}$ and $b_0$) increases in every other six successive bits with 6-bit Hamming distances based on the previous disjoint faults, a new pair of disjoint faults can be generated. The proof is divided into two parts:

Initially, if the number of successive bits is less than 6, for example 5, then because the setting for the status of the stage is BCBC… or CBCB… for the Bar test, there are two or three of the five successive different bits that will be Type-1 change, and another bit will be Type-2 change if a faulty switch occurs. If two of the five successive different bits are Type-1 change, the hamming distance is at least 2, while if three of the five successive different bits are Type-1 change, then the hamming distance is at least 1, which violates proposition 4. The same argument for the Cross test, and another pair of the disjoint faults can be found if six or more different successive bits exist.

When the number of successive bits is 6, a maximum of three will be Type-1 change and another will be Type-2 change if a faulty switch occurs. Because the Type-1 change occurs between two suspicious switches from stage $i$ to stage $i + 5$, a maximum of four changes occur for any two signals when the stage distance is equal or greater than 6. Consequently, it is only proved that the stage distance between any two crosstalk faulty signals in either a BCBC… or CBCB… setting will be $\geq 6$.

If the stage distance equals 6 or greater, then four possibilities exist for the Bar test:

First, the suspicious signals may both be non-faulty. When these two suspicious signals route to the same stage, they will be 3-bit complemented by Type-1 changes, and will be 0 bit complemented by Type-2 changes. Consequently, any two signals in the same stage will be separated by at least 3 bits Hamming distance of.

Second, the left suspicious signal may be non-faulty and the other may be faulty. When the two suspicious signals route to the same stage, they will be 3-bit complemented by the Type-1 changes, and will be 1 bit complemented by the Type-2 change. Then, any two signals in the same stage will be separated by contain at least 2 bits Hamming distance.

Third, the left suspicious signal may be faulty and the other may be non-faulty. When these two suspicious signals route to the same stage, they will be 3-bit complemented by Type-1 changes, and will be 0 bit complemented by the Type-2 change.
sequently, any two signals in the same stage will be separated by at least 2 bits of Hamming distance.

Fourth, both of the suspicious signals may be both faulty: When these two suspicious signals route to the same stage, they will be 3 bit complemented by the Type-1 changes, and will be 0 bit complemented by the Type-2 change, so any two signals in the same stage will be separated by at least 3 bits of Hamming distance.

In summary, Table 4 lists the fault location cluster relation for various sizes of DOMIN.

<table>
<thead>
<tr>
<th>Size of N</th>
<th>Fault Location Cluster</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>${b_1, b_2 b_3 b_4, \bar{b}_1, b_2 b_3 b_4}$</td>
</tr>
<tr>
<td>16</td>
<td>${b_1, b_2 b_3 b_4, \bar{b}_1, b_2 b_3 b_4}$</td>
</tr>
<tr>
<td>32</td>
<td>${b_1, b_2 b_3 b_4, \bar{b}_1, b_2 b_3 b_4}$</td>
</tr>
<tr>
<td>64</td>
<td>${b_1, b_2 b_3 b_4, \bar{b}_1, b_2 b_3 b_4}$</td>
</tr>
<tr>
<td>128</td>
<td>${b_1, b_2 b_3 b_4, \bar{b}_1, b_2 b_3 b_4}$</td>
</tr>
<tr>
<td>256</td>
<td>${b_1, b_2 b_3 b_4, \bar{b}_1, b_2 b_3 b_4}$</td>
</tr>
<tr>
<td>512</td>
<td>${b_1, b_2 b_3 b_4, \bar{b}_1, b_2 b_3 b_4}$</td>
</tr>
<tr>
<td>1024</td>
<td>${b_1, b_2 b_3 b_4, \bar{b}_1, b_2 b_3 b_4}$</td>
</tr>
<tr>
<td>2048</td>
<td>${b_1, b_2 b_3 b_4, \bar{b}_1, b_2 b_3 b_4}$</td>
</tr>
<tr>
<td>4096</td>
<td>${b_1, b_2 b_3 b_4, \bar{b}_1, b_2 b_3 b_4}$</td>
</tr>
<tr>
<td>8192</td>
<td>${b_1, b_2 b_3 b_4, \bar{b}_1, b_2 b_3 b_4}$</td>
</tr>
</tbody>
</table>

**Lemma 5**  The maximum number of disjoint faults for $N \times N$ DON is $2 \times 2^{\frac{\log_2 N - 1}{6}}$, when $N \geq 8$, and the time efficiency of the approach is $\Theta(N^{5/6})$. 
**Proof:** If the number of internal stages excluding the first stage and the last stage is less than 6, then only one disjoint fault exists. From Lemma 5, two outlet signals are disjoint if six successive different bits exist for these two outlet signals. So, four outlet signals are disjoint if twelve different bits exist in succession, and so on. Meanwhile, the number of internal stages is \( \log_2 N - 1 \) and the maximum number of more than six successive different bits is 
\[
\left\lfloor \frac{\log_2 N - 1}{6} \right\rfloor.
\]
Thus, the maximum number of disjoint faults is 
\[
2 \times 2^{\left\lfloor \frac{\log_2 N - 1}{6} \right\rfloor}.
\]
while the total number of tests required in the two phases diagnosis algorithm is \( 4N \), and the number of tests is 
\[
\frac{4N}{2^{\left\lfloor \frac{\log_2 N - 1}{6} \right\rfloor}}.
\]
The time efficiency of the upper bound approach when \( N \) is infinity is 
\[
\Theta\left(\frac{N^{5/6}}{N^{5/6}}\right) = \Theta\left(\frac{N}{\log_2 N}\right) = \Theta\left(\frac{N}{N^{5/6}}\right) = \Theta\left(N^{5/6}\right).
\]

6. CONCLUSIONS

Algorithms for diagnosing crosstalk for \( N \times N \) dilated blocking photonic switching networks based on \( 2 \times 2 \) directional coupler photonic switches are the major issue in emerging photonic network architectures. However, the crosstalk for optical MIN can only be measured in the inlet and outlet ports. Before diagnosis, the status of each switching element must be configured in the proper sequence. Meanwhile, the input signals are injected from the proper inlet ports and then the undesirable crosstalk output signals occur in specific outlet ports is measured. A native approach requires \( 4MN \) tests, and a two-phase diagnostic algorithm is proposed to reduce the test requirement to \( 4N \) tests. This paper proposes an algorithm to find the maximum number of disjoint faults for an \( N \times N \) dilated blocking network and execute the fault location algorithm for these disjoint signals in parallel. The time efficiency of the fault diagnosis can be significantly improved, from \( \Theta(N) \) to \( \Theta(N^{5/6}) \), as the size of the dilated blocking photonic switching network grows. An important feature of the proposed diagnostic algorithm can be programmed as the automatic testing generation in the current sophisticated VLSI technology. Other possible dilated photonic networks, such as re-arrangeable and non-blocking networks, are also interesting topics for future research. This investigation has significant practical value and can also be applied to integrated photonic networks.

ACKNOWLEDGEMENTS

This research is supported in part by the National Science Council of the Republic of China under grant No. NSC-87-2213-E-155-033. The authors would also like to thank the anonymous referees for carefully reading the earlier version of this paper and giving many helpful suggestions. The previous version of this work was presented at 1st Photonic, Networking and Computing/6th Joint Conference on Information Sciences, March 2002. This paper is also dedicated to Jessica for her endless support as well.
REFERENCES

I-Shyan Hwang (黃依賢) was born in Taoyuan, Taiwan, R.O.C. He received the B.S. in Electrical Engineering and M.S. in Electronic Engineering from Chung-Yuan Christian University, Chung-Li, Taiwan, in 1982 and 1984, respectively, M.S. and Ph.D. Degrees in Electrical Engineering from the State University of New York at Buffalo, N.Y. in 1991 and 1994, respectively. From 1984 to 1986, he served in the Chinese Navy as an instructor. From 1986 to 1987, he was an instructor in the Van-Nung Institute of Technology and Commerce, Chung-Li, Taiwan. From 1994 to 1995, and 1995 to 1997, he was an associate professor in the Sze-Hai Institute of Technology, and Van-Nung Institute of Technology and Commerce, respectively. Since Aug. 1997, he has been an associate professor in the Department of Computer Engineering & Science at the Yuan-Ze University, Chung-Li, Taiwan. He served as a session chair in 1st Photonic, Networking and Computing/6th Joint Conference on Information Sciences, 2002. His current research interests are high-speed fiber communication, mobile computing, fault-tolerant computing, VLSI testing design, and loading balancing. He is a member of IEEE Computer, IEEE Communication, SPIE, ACM, and IICM.

Hung-Chang Lin (林宏璋) received the B.S. degree in Computer Science and Information Engineering from the Fu-Jen University, Taipei, Taiwan. And he received the M.S. degree in Computer Science and Engineering from the Yuan-Ze University, in 2000. His research include WDMA fault diagnosis algorithm. Since 2001, he is working as a network equipment software engineer at the Broadband BU of BenQ Corp Taiwan.

San-Nan Lee (李勝楠) received the B.S. and M.S. degrees in Computer Science and Engineering from the Yuan-Ze University, Chung-Li, Taiwan. He is currently pursuing the Ph. D degree at the Yuan-Ze University. His research interests include computer network, neural network, algorithms and WDM. His recent work focuses on the scheduling and multicast algorithms on WDM network.