Previous [ 1] [ 2] [ 3] [ 4] [ 5] [ 6] [ 7] [ 8] [ 9] [ 10]


Journal of Information Science and Engineering, Vol. 28 No. 4, pp. 971-988 (September 2012)

High-Level Synthesis for Minimum-Area Low-Power Clock Gating*

SHIH-HSU HUANG, WEN-PIN TU AND BING-HUNG LI Department of Electronic Engineering
Chung Yuan Christian University
Chungli, 320 Taiwan

Clock gating is one of useful techniques to reduce the dynamic power consumption of synchronous sequential circuits. To reduce the power consumption of clock tree, previous work has shown that clock control logic should be synthesized in the high-level synthesis stage. However, previous work may suffer from a large circuit area overhead on the clock control logic. In this paper, we present an ILP (integer linear programming) formulation to consider both the clock tree and the clock control logic. Our optimization goal is not only to conform to the constraint on the overall power consumption, but also to minimize the area overhead of clock control logic. Compared with previous work, benchmark data show that our approach can greatly reduce the circuit area overhead under the same constraint on the overall power consumption.

Keywords: electronic design automation, high-level synthesis, clock gating, sequential circuits, area minimization

Full Text () Retrieve PDF document (201209_10.pdf)

Received May 19, 2011; revised August 22, 2011; accepted February 19, 2012.
Communicated by Yao-Wen Chang.
* A preliminary version of this paper has been presented in 22nd VLSI Design/CAD Symposium [17]. This work was supported in part by the National Science Council of Taiwan, under Grant No. NSC 97-2221-E-033-053-MY3.